









EE 477- Spring 2021 VLSI CIRCUIT DESIGN



Lab4-2 Report  
12-bit Multiply-Accumulator (MAC) Unit Design

Ti-Shen Chueh  
tchueh@usc.edu








3751474091
















Total area: 4686.32  $\mu\text{m}^2$



Launch File Edit View Create Verify Connectivity Options Tools Window Optimize NCSU Help

Classic

Palettes Layers

AV NV AS

Commands Help

Run Directory: LVS

Create Netlist: schematic extracted

Library: final\_project final\_project

Cell: 16-bit\_Adder 16-bit\_Adder

View: schematic extracted

Rules File: [Browse]

Rules Library: [Browse]

LVS Options:  Rewiring  Device Fixing  Create Cross Reference  Terminals

Correspondence File: lvs\_corr\_file [Create]

Switch Names: [ ]

Priority: 0 Run: background

Run Output Error Display Monitor Info

Backannotate Parasitic Probe Build Analog Build Mixed

The LVS job has completed. The net-lists match.

Run Directory: /home/viterbi/04/tpchiang/EE\_477/cds/LVS


Virtuoso® 6.1.7-64b - Log: /home/viterbi/04/tpchiang/CDS.log

```
File Tools Options Help
0 cap ipvcell NCSU_Analog_Parts parasitics created.
0 cap ipvcell NCSU_Analog_Parts parasitics created.
0 pcapacitor ipvcell NCSU_Analog_Parts parasitics created.
115 pcapacitor ipvcell NCSU_Analog_Parts parasitics created.
561 pcapacitor ipvcell NCSU_Analog_Parts parasitics created.
448 pcapacitor ipvcell NCSU_Analog_Parts parasitics created.
288 pcapacitor ipvcell NCSU_Analog_Parts parasitics created.
Extraction started..... Mon Apr 12 04:37:42 2021
completed... Mon Apr 12 04:38:17 2021
CPU TIME = 00:00:00 TOTAL TIME = 00:00:37
***** Summary of rule violations for cell "16-bit_Adder layout" *****
Total errors found: 0


saving rep final_project/16-bit_Adder/extracted
Getting layout proper bagGetting layout proper bagLoading techComp.cxt
*Error* eval: unbound variable - lvsContentsDifferForm
Getting layout proper bagGetting layout proper bagLVS job is now started...
The LVS job has completed. The net-lists match.

Run Directory: /home/viterbi/04/tpchiang/EE_477/cds/LVS
```






Total area: 2189.275  $\mu\text{m}^2$









```

Virtuoso® 6.1.7-64b - Log: /home/viterbi/01/tchueh/CDS.log
File Tools Options Help
Full checking.
DRC started.....Wed Apr 21 23:34:11 2021
  completed ....Wed Apr 21 23:34:21 2021
  CPU TIME = 00:00:00  TOTAL TIME = 00:00:10
***** Summary of rule violations for cell "16-bit_DFF layout" *****
  Total errors found: 0
  
```


**Total area: 1736.64  $\mu\text{m}^2$**










**Total area: 10717.946  $\mu\text{m}^2$**









**Total area: 10939.365  $\mu\text{m}^2$**



### Part-B (a)



SL No.	RST	IN_A	IN_B	Q[11:0]	S[15:0]	Y[15:0]
Initial State>	0	0	0	0	0	0
1	1	21	42	882	882	0
2	1	56	36	2016	2898	882
3	1	62	46	2852	5750	2898
4	1	8	31	248	5998	5750
5	1	17	19	323	6321	5998
6	1	63	1	63	6384	6321
7	1	14	0	0	6384	6384
8	1	27	27	729	7113	6384
9	1	13	16	208	7321	7113
10	1	57	10	570	7891	7321
11	1	4	39	156	8047	7891
12	1	60	20	1200	9247	8047
13	1	32	50	1600	10847	9247
14	1	9	41	369	11216	10847
15	1	12	11	132	11348	11216
16	1	59	29	1711	13059	11348










## Part-B (b)







SL No.	RST	IN_A	IN_B	Q[11:0]	S[15:0]	Y[15:0]
Initial State>	0	0	0	0	0	0
1	1	21	42	882	882	0
2	1	56	36	2016	2898	882
3	1	62	46	2852	5750	2898
4	1	8	31	248	5998	5750
5	1	17	19	323	6321	5998
6	1	63	1	63	6384	6321
7	1	14	0	0	6384	6384
8	1	27	27	729	7113	6384
9	1	13	16	208	7321	7113
10	1	57	10	570	7891	7321
11	1	4	39	156	8047	7891
12	1	60	20	1200	9247	8047
13	1	32	50	1600	10847	9247
14	1	9	41	369	11216	10847
15	1	12	11	132	11348	11216
16	1	59	29	1711	13059	11348















### Part-B (c)

SL No.	RST	IN_A	IN_B	Critical Path	Worst-case Delay [ns]
Initial State	0	0	0	-----	-----
1	1	21	42	IN_A/IN_B->S->Q->S->Y	1.39861
2	1	56	36	IN_A/IN_B->S->Q->S->Y	1.29393
3	1	62	46	IN_A/IN_B->S->Q->S->Y	1.53472
4	1	8	31	IN_A/IN_B->S->Q->S->Y	1.25660
5	1	17	19	IN_A/IN_B->S->Q->S->Y	1.86979
6	1	63	1	IN_A/IN_B->S->Q->S->Y	1.57725
7	1	14	0	IN_A/IN_B->S->Q->S->Y	1.53610
8	1	27	27	IN_A/IN_B->S->Q->S->Y	1.53563
9	1	13	16	IN_A/IN_B->S->Q->S->Y	1.44024
10	1	57	10	IN_A/IN_B->S->Q->S->Y	1.35920
11	1	4	39	IN_A/IN_B->S->Q->S->Y	1.55750
12	1	60	20	IN_A/IN_B->S->Q->S->Y	1.77940
13	1	32	50	IN_A/IN_B->S->Q->S->Y	1.18230
14	1	9	41	IN_A/IN_B->S->Q->S->Y	1.24320
15	1	12	11	IN_A/IN_B->S->Q->S->Y	1.34500
16	1	59	29	IN_A/IN_B->S->Q->S->Y	1.91020





















**Part-B (d)**

Performance Matrices	Value	Unit
Final Area (A-b-v)	$128.85 \times 84.9 = 10939.365$	$(\mu\text{m} \times \mu\text{m})$
No of Metal Layer used in Layout	Metal 1, Metal 2, Metal 3, Metal 4, and Metal 5	
Maximum Worst-case Delay (IN_A/IN_B to S)	1.91020	ns
Maximum achievable Clock Frequency	$1/9.9\text{ns} = 101.01$	MHz
Final Area $\times$ Delay (clock period)	$10939.365 \times 1.91020 = 20896.37502$	$\mu\text{m}^2 \text{ ns}$